Extra Education
Back to directory
MRU

B.Tech ECE VLSI Design and Verification in association with True Chip Lateral Entry Hons Admission 2027 at MRU, Faridabad: Fees, Eligibility & Selection

Manav Rachna University, Faridabad

Faridabad, Haryana3.7Est. 201447 courses
OverviewCourses
Engineering and ArchitectureUndergraduateFull time

B.Tech ECE VLSI Design and Verification in association with True Chip Lateral Entry Hons

Offered at MRU · Faridabad, Haryana

Duration

36 Months

Approved intake

6 seats

Total fees

₹8,16,600

All courses

Course overview

InstituteMRU
Course nameB.Tech ECE VLSI Design and Verification in association with True Chip Lateral Entry Hons
Stream / disciplineEngineering and Architecture
Programme levelUndergraduate
Duration36 Months
Study modeFull time
Approved intake6
Total fees₹8,16,600
Fee category—
Full syllabus, eligibility, and admission steps for B.Tech ECE VLSI Design and Verification in association with True Chip Lateral Entry Hons will be published here. Tap Apply now to speak with our counsellors about MRU.