Computer Architecture MCQ: When the R/W bit of the status register of the DMA controller is set to 1.

When the R/W bit of the status register of the DMA controller is set to 1.

Correct Answer: read operation is performed

Make the most of this question

This page focuses on one Computer Architecture question from Engineering. After checking the answer, return to the topic list to practice more or run a timed set.

← More Computer Architecture MCQs All Engineering topics Mock test hub

Computer Architecture MCQ: When the R/W bit of the status register of the DMA controller is set to 1. | Extra Education