Digital Electronics and Logic Design MCQ: 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now

← All Digital Electronics and Logic Design questions

8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now

Correct Answer: retain its previous state

Make the most of this question

This page focuses on one Digital Electronics and Logic Design question from Engineering. After checking the answer, return to the topic list to practice more or run a timed set.

← More Digital Electronics and Logic Design MCQs All Engineering topics Mock test hub