1

A gate is inhibited when its inhibit input is at '1'. The gate is ?

Correct Answer: NOR

Make the most of this question

This page focuses on one Digital Electronics and Logic Design question from Engineering. After checking the answer, return to the topic list to practice more or run a timed set.

Digital Electronics and Logic Design MCQ: A gate is inhibited when its inhibit input is at '1'. The gate is ? | Extra Education