Digital Electronics and Logic Design MCQ: WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO ------- | Extra Education

← All Digital Electronics and Logic Design questions

1

WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO -------

Correct Answer: the output of flip- flop remains unchang ed

Make the most of this question

This page focuses on one Digital Electronics and Logic Design question from Engineering. After checking the answer, return to the topic list to practice more or run a timed set.

← More Digital Electronics and Logic Design MCQs All Engineering topics Mock test hub

WhatsApp+91 99922 70404Digital Electronics and Logic Design MCQ: WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO ------- | Extra Education