1

In a positive edge triggered JK flip flop, a low J and low K produces?

Correct Answer: no change state

Make the most of this question

This page focuses on one Digital Logic Circuits (DLC) question from Engineering. After checking the answer, return to the topic list to practice more or run a timed set.

Digital Logic Circuits (DLC) MCQ: In a positive edge triggered JK flip flop, a low J and low K produces? | Extra Education