Digital Logic Circuits (DLC) MCQ: What is an ambiguous condition in a NAND based S’-R’ latch?

← All Digital Logic Circuits (DLC) questions

What is an ambiguous condition in a NAND based S’-R’ latch?

Correct Answer: s’=0, r’=0

Make the most of this question

This page focuses on one Digital Logic Circuits (DLC) question from Engineering. After checking the answer, return to the topic list to practice more or run a timed set.

← More Digital Logic Circuits (DLC) MCQs All Engineering topics Mock test hub

WhatsApp+91 99922 70404Digital Logic Circuits (DLC) MCQ: What is an ambiguous condition in a NAND based S’-R’ latch? | Extra Education