Engineering

Digital Electronics and Logic Design MCQs: 1100+ Questions & Answers in Engineering

1100+ Digital Electronics and Logic Design MCQs in Engineering with answers & explanations. Page 19. Practice objective questions for competitive exams, inte… Use the answer toggle below to show or hide all solutions, tap an option to check one question, or open a question for its own page.

Page 19 of 59

Show answers

Answers hidden — tap an option or use “View Answer” on each question.

361

Digital Electronics and Logic Design MCQs: 1100+ Questions & Answers in Engineering

Which of the following combinations cannot be combined into K-map groups?

The device shown here is most likely a .

Which gate is best used as a basic comparator?

In VHDL, macrofunctions is/are:

For the device shown here, assume the D input is LOW, both S inputs are HIGH, and the input is HIGH. What is the status of the outputs?

Which of the following expressions is in the product-of-sums form?

Which of the following is an important feature of the sum-of-products form of expressions?

The binary numbers A = 1100 and B = 1001 are applied to the inputs of a comparator. What are the output levels?

Each "1" entry in a K-map square represents:

A logic probe is placed on the output of a gate and the display indicator is dim. A pulser is used on each of the input terminals, but the output indication does not change. What is wrong?

Looping on a K-map always results in the elimination of:

What will a design engineer do after he/she is satisfied that the design will work?

The 7447A is a BCD-to-7-segment decoder with ripple blanking input and output functions. The purpose of these lines is to .

One reason for using the sum-of-products form is that it can be implemented using all gates without much difficulty.

When an open occurs on the input of a CMOS gate, the output will .

To subtract a signed number (the subtrahend) from another signed number (the minuend) in the 2's complement system, the minuend is .

In an odd-parity system, the data that will produce a parity bit = 1 is .

The addition of two signed numbers in the 2's complement system can cause overflow. For overflow to occur both numbers must .

A Karnaugh map will .

Study tips for Digital Electronics and Logic Design